Verilog

From Wiktionary, the free dictionary
Jump to navigation Jump to search

English[edit]

Proper noun[edit]

English Wikipedia has an article on:
Wikipedia

Verilog

  1. (computer languages, hardware) A language used to design and model electronic circuits